Chapter 3: Sequential Logic

Some Definitions

- **Combinational logic**: a digital logic circuit in which logical decisions are made based only on combinations of the inputs (e.g., an adder).
- **Sequential logic**: a circuit in which decisions are made based on combinations of the current inputs as well as the past history of inputs (e.g., a memory unit).
- **Finite state machine**: a circuit which has an internal state, and whose outputs are functions of both current inputs and its internal state (e.g., a vending machine controller).

The Combinational Logic Unit

- Translates a set of inputs into a set of outputs according to one or more mapping functions.
- Inputs and outputs for a CLU normally have two distinct (binary) values: high and low, 1 and 0, or 5 v and 0 v, for example.
- The outputs of a CLU are strictly functions of the inputs, and the outputs are updated immediately after the inputs change. A set of inputs \( i_0 \)–\( i_n \) are presented to the CLU, which produces a set of outputs according to mapping functions \( f_0 \)–\( f_m \).

Sequential Logic

- The combinational logic circuits we have been studying so far have no memory. The outputs always follow the inputs.
- There is a need for circuits with a memory, which behave differently depending upon their previous state.
- An example is the vending machine, which must remember how many and what kinds of coins have been inserted, and which behave according to not only the current coin inserted, but also upon how many and what kind of coins have been deposited previously.
- These are referred to as finite state machines, because they can have at most a finite number of states.

Classical Model of a Finite State Machine

A NOR Gate with a Lumped Delay

This delay between input and output is at the basis of the functioning of an important memory element, the flip-flop.
An R-S Flip-Flop

The R-S flip-flop is an active-high (positive logic) device.

<table>
<thead>
<tr>
<th>S</th>
<th>R</th>
<th>Qn+1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Timing behavior

A Clock Waveform

In a positive logic system, the “action” happens when the clock is high, or positive. The low part of the clock cycle allows propagation between subcircuits, so their inputs are stable at the correct value when the clock next goes high.

Cycle time = 25 ns

A Clocked R-S Flip-Flop

The clock signal, CLK, turns on the inputs to the flip-flop.

Timing behavior

A Clocked D (Data) Flip-Flop

The clocked D flip-flop, sometimes called a latch, has a potential problem: If D changes while the clock is high, the output will also change. The Master-Slave flip-flop solves this problem.

Symbol

Circuit

D Q

Timing behavior

A Master-Slave Flip-Flop

The rising edge of the clock clocks new data into the master, while the slave holds previous data. The falling edge clocks the new master data into the slave.

Timing behavior

The Basic J-K Flip-Flop

- The J-K flip-flop eliminates the S = R = 1 problem of the S-R flip-flop, because Q enables J while Q’ disables K, and vice versa.
- However, there is still a problem. If J goes momentarily to 1 and then back to 0 while the flip-flop is active and in the reset, the flip-flop will “catch” the 1.
- This is referred to as “1’s catching.”
- The J-K master-slave flip-flop solves this problem.
A Master-Slave J-K Flip-Flop

- The presence of a constant 1 at J and K means that the flip-flop will change its state from 0-1 or 1-0 each time it is clocked by the T (toggle) input.

Finite State Machine Design

- Counter has a clock input, CLK, and a RESET input.
- Has two output lines, which must take values of 00, 01, 10, and 11 on subsequent clock cycles.

State Transition Diagram for a Modulo(4) Counter

- The state diagram and state table tell “all there is to know” about the FSM, and are the basis for a provably correct design.

Truth Table

- Develop equations from this truth table for $s_0(t+1)$, $s_1(t+1)$, $q_0(t+1)$, and $q_1(t+1)$ from inputs $r(t)$, $s_0(t)$ and $s_1(t)$.
Equations

\[ s(t) \land \overline{r}(t) = s(t) \land \overline{r}(t) \]
\[ s(t) \land r(t) = s(t) \land r(t) \]
\[ q(t) \land \overline{r}(t) = q(t) \land \overline{r}(t) \]
\[ q(t) \land r(t) = q(t) \land r(t) \]

Implement these equations.

Example: A Sequence Detector

- Design a machine that outputs a 1 when exactly 2 of the last 3 inputs are 1.
- E.g., input sequence of 011011100 produces an output sequence of 001111010.
- Assume input is a 1-bit serial line.
- Use D flip-flops and 8-1 multiplexers.
- Begin by constructing a state transition diagram.

State Transition Diagram for Sequence Detector

- Convert table to truth table (how?).
- Discuss: the “meaning” of each state.
- Solve for \(s_2, s_1, s_0\) and \(Z\).

Example: A Vending Machine Controller

- Accepts nickel, dime, and quarter. When value of money inserted equals or exceeds twenty cents, machine vends item and returns change if any, and waits for next transaction.
- Implement with PLA and D flip-flops.
This state is indicated by output being essentially disconnected from the circuit. There is a third state: high impedance. This means the gate is turned off.

Realization for Vending Machine Controller

(a) FSM Circuit, (b) Truth Table, and (c) PLA

Mealy versus Moore Machines

- Mealy model: Outputs are functions of inputs and present state.
- Previous FSM designs were Mealy machines, because next state was computed from present state and inputs.
- Moore model: Outputs are functions of present state only.
- Both are equally powerful.

Tri-State Buffers

<table>
<thead>
<tr>
<th>A</th>
<th>C</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>?</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>?</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Tri-state buffer

<table>
<thead>
<tr>
<th>A</th>
<th>C</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>?</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>?</td>
</tr>
</tbody>
</table>

Tri-state buffer, inverted control

There is a third state: high impedance. This means the gate output is essentially disconnected from the circuit.

This state is indicated by '?' in the figure.
Internal Layout and Block Diagram for Left-Right Shift with Parallel Read/Write Capabilities

A Modulo(8) Ripple Counter

Note the use of the T flip-flops. They are used to toggle the input of the next flip-flop when its output is 1.

Converting a NOR S-R to an NAND S-R

Active-high NOR Implementation  Push bubbles (DeMorgan's)  Rearrange bubbles  Convert from bubbles to active-low signal names

A Circuit with a Hazard

It is desirable to be able to "turn off" the hosts so it does not respond to such hazards.